

(a) 120° conduction

The waveforms at 120° conduction are shown in figure (3.2b). As a result, at any instant only two switches conduct. These waveforms are for resistive load. A 60° dead time exist between two series switches conducting, thereby providing a safety margin against simultaneous conducting of the two series devices across the dc supply rail. The determination of the line & neutral voltages for balanced resistive load is shown in figure (3.3) below




Figure (3.3)

(b) 180° conduction

Figure (3.2c) shows inverter bridge quasi-square output voltage waveforms for a 180° switch conduction pattern. Each switch conducts for 180°, such that no two switches across the voltage rail conduct simultaneously. The determination of the voltage waveforms for balanced resistive load and 180° conduction are shown in figure (3.4) below.




Figure (3.4)

(c) 180° conduction with inductive load *

When the load supplied by the inverter contains inductance, then the current in each arm of the load will be delayed to its voltage as shown in figure (3.5)




Figure (3.5) Waveforms for 180° firing with an inductive load.

When thyristor T_1 is fired, thyristor T_4 is turned off but, because the load current cannot reverse, the only path for this current is through D_1 . Hence the load phase is connected to the positive end of the d.c. source but until the load current reverses at t_1 , thyristor T_1 will not take up conduction. Similar arguments apply in the reverse half cycle at t_2 .

* Reference (Lander P190-193)