

Decoder and EncoderDecoder:-

A decoder is a combinational logic circuit that converts coded information such as binary, into a recognizable form, such as decimal. There are many type of decoders such as:-


- 1- Binary decoder.
- 2- BCD to Decimal decoder.
- 3- BCD to 7-segment decoder.

Note:- In general form, a decoder has  $n$  input lines to handle  $n$  bits and form one to  $2^n$  output lines to indicate the presence of one or more  $n$ -bit combinations.


1- Binary decoder:- ( $n \times 2^n$ ) ( $n$ -to- $2^n$ ) decoder.

It converts binary coded information into a decimal recognizable form. The output lines of this decoder is  $2^n$  where  $n$  is the number of bits of the binary input such as  $2 \times 4$  decoder,  $3 \times 8$  decoder,  $4 \times 16$  decoder.

A  $2 \times 4$  line decoder ckt. is shown below with the Truth table



AB	$D_0$	$D_1$	$D_2$	$D_3$
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1



From the truth table:-

$$D_0 = \bar{A}\bar{B} ; D_2 = A\bar{B}$$


$$D_1 = \bar{A}B ; D_3 = AB$$

Ex:- Show how you can indicate the No(10)10 for high or low  
or Determine the logic required to decode the binary  
code 1010 by with active high or low output.

Solution:- Active High

A AND gate is used and  
the output = 1


$$1010 = A\bar{B}C\bar{D}$$



Active Low

A NAND gate is used and  
the output = 0

$$1010 = A\bar{B}C\bar{D}$$



Implement Logic Functions Using Decoders:-

Ex:- Implement the following logic function using decoders  
and Logic gates:-

$$F = \sum_{D_0, D_1, D_4, D_6, D_7} 0, 1, 4, 6, 7$$

Solution:-

$$D_0 = \bar{A}\bar{B}\bar{C}$$


$$D_1 = \bar{A}\bar{B}C$$

$$D_4 = A\bar{B}\bar{C}$$

$$D_6 = ABC$$

$$D_7 = ABC$$

ABC	F
000	1
001	1
010	0
011	1
100	1
101	0
110	1
111	1



$$F = D_0 + D_1 + D_4 + D_6 + D_7$$


Ex:- Implement HA ckt using decoders and logic gates:-

Solution:-

$$S = \sum 1, 2 = \bar{A}\bar{B} + A\bar{B} = D_1 + D_2$$

$$C_o = \sum 3 = AB = D_3$$

AB	S	C <sub>o</sub>
00	0	0
01	1	0
10	1	0
11	0	1



H.w:- By means of decoder and logic gates implement-


1- FA ckt

2-  $F = \sum 0, 2, 5, 6, 7$ .

Enable Control Inputs:-

Decoders include one or more enable inputs to control the circuit operation. In general, a decoder may operate with complemented or uncomplemented outputs. The enable inputs may be activated with a 0 or with a 1 signal. Some decoders have two or more enable i/p's that must satisfy a given logic condition in order to enable the ckt.

A 2x4 line decoder with an enable input constructed with NAND gate is shown below:-




E	AB	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
1	00	1	1	1	1
0	00	0	1	1	1
0	01	1	0	1	1
0	10	1	1	0	1
0	11	1	1	1	0

Truth Table

2-to-4 Decoder with Enable input (Active Low)

$$\begin{aligned} D_0 &= \overline{E} \overline{A} \overline{B} \\ D_1 &= \overline{E} \overline{A} B \\ D_3 &= \overline{E} A \overline{B} \\ D_4 &= \overline{E} A B \end{aligned}$$



WIP

Note:- Decoders with enable inputs can be connected together to form a larger decoder circuit.


Ex:- Design 3x8 decoder using 2x4 decoders with Enable:-

Solution:-

ABC	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	...	D <sub>7</sub>
0 0 0	1	0	0	...	0
0 0 1	0	1	0	...	0
0 1 0	0	0	1	...	0
0 1 1	.	.	.	...	.
1 0 0	.	.	.	...	.
1 0 1	.	.	.	...	.
1 1 0	.	.	.	...	.
1 1 1	0	0	0	...	1


1st Dec

2nd Dec



Ex:- Design 4-to-16 Decoder, using 3x8 decoders with enable.

Solution:-



H.w:- Design 4-to-16 Decoder, using 2x4 decoders with enables-