

MICROPROCESSOR ARCHITECTURE

UOP S.E.COMP (SEM-I)

8086 MICROPROCESSOR ARCHITECTURE

Prof.P.C.Patil

Department of Computer Engg
Matoshri College of Engg.Nasik

pcpatil18@gmail.com




MATOSHRI COLLEGE OF ENGINEERING &
RESEARCH CENTER ,NASIK

www.pcpatil.webs.com

8086 Programmers Model



8086 Programmers Model



8086 Addressing Modes




8086 Addressing Modes

1. Register Addressing Mode
2. Immediate Addressing Mode
3. Memory Addressing Mode
4. String Addressing Mode
5. I/O Addressing Mode
6. Implied Addressing Mode



8086 Addressing Modes




1.Register Addressing Mode



Register Addressing Mode

- Data is in register and Instruction Specifies the particular register
- E.g

MOV AX , BX



2.Immediate Addressing Mode



2.IMMEDIATE ADDRESSING MODE

- Immediate operand is *Constant* data contained in an *Instruction*
- *i.e.* The source operand is a part of instruction instade of register memory
- E.g


```
MOV CL,02H
```



3.Memory Addressing Mode



Memory Addressing Mode



3.1 Direct

3.2 Register Indirect

3.3 Based Indexed

3.4 Register Relative

3.5 Relative Based Indexed



Memory Addressing Mode

EFFECTIVE ADDRESS

- The *offset of a memory operand* is called the operand's effective address (EA).
- Is an *unsigned 16 bit no.* That expresses the *operands distance* in byte from the *begining of the segment*
- 8086 has Base register and Index register
- So EU calculates EA by summing a *Displacement*, *Content of Base register and Content of Index register.*

$$\begin{aligned} \text{EA} &= \{\text{Base register}\} + \{\text{Index register}\} + \{8 \text{ or } 16 \text{ bit displacement}\} \\ &= \begin{Bmatrix} \text{BX} \\ \text{BP} \end{Bmatrix} + \begin{Bmatrix} \text{SI} \\ \text{DI} \end{Bmatrix} + \begin{Bmatrix} 8 \text{ or } 16 \text{ bit} \\ \text{displacement} \end{Bmatrix} \end{aligned}$$




Memory Addressing Mode

- Displacement is an 8 or 16 bit no
- It is generally derived from the position of operand name.
- It's value is constant.
- *Pogrammer may specify either BX or BP is to be used as Base Register*
- *Similarly either SI od DI may be specified as Index Register*



Memory Addressing Mode




3.1 DIRECT MEMORY ADDRESSING MODE




Memory Addressing Mode

- EA is taken from the *displacement field* of instruction.
- PA=This addr. Is added with Seg.Reg $\times 10$ H

MOV [1023] , AL



Memory Addressing Mode




3.2 REGISTER INDIRECT ADDRESSING MODE




Memory Addressing Mode

- EA of may be taken directly from *one of the base register or index register*.
- PA=This addr. Is added with Seg.Reg $\times 10$ H
MOV[SI] , AL



Memory Addressing Mode



3.3 BASED INDEXED ADDRESSING MODE



Memory Addressing Mode

- EA is sum of *Base register and Index register* .
- Both of which are specified by the instruction
- PA=This addr. Is added with Seg.Reg $\times 10$ H
 $\text{MOV}[\text{BX}+\text{SI}], \text{AL}$

3) Based Indexed Addressing Mode

- In this addressing mode, the EA is sum of a base register and an index register, both of which are specified by the instruction. The sum is added to the segment register $\times 10$ H to give effective address as shown in Fig. 4.2.6.

$$\therefore \text{EA} = \{\text{Base register}\} + \{\text{Index register}\}$$

$$= \begin{Bmatrix} (\text{BX}) \\ (\text{BP}) \end{Bmatrix} + \begin{Bmatrix} (\text{SI}) \\ (\text{DI}) \end{Bmatrix}$$

$$\text{PA} = \text{Segment register} : \text{EA}$$

$$= \begin{Bmatrix} \text{CS} \\ \text{SS} \\ \text{DS} \\ \text{ES} \end{Bmatrix} : \begin{Bmatrix} (\text{BX}) \\ (\text{BP}) \end{Bmatrix} + \begin{Bmatrix} (\text{SI}) \\ (\text{DI}) \end{Bmatrix}$$

Let's see one example, to clear the concept.
 $\text{MOV}[\text{BX}][\text{SI}], \text{AL}$ Copy contents of AL register (byte) to memory location offset is in $[\text{BX}][\text{SI}]$ i.e. $[\text{BX} + \text{SI}]$.





Fig. 4.2.6 : Based indexed addressing mode



Memory Addressing Mode



3.4 REGISTER RELATIVE ADDRESSING MODE



Memory Addressing Mode

- EA is Sum of 8 or 16 bit *displacement and contents of base register or an index register*
- PA=This addr. Is added with Seg.Reg $\times 10$ H
 $\text{MOV}[\text{BX}+1100], \text{AL}$

$$\text{EA} = \begin{cases} (\text{BX}) \\ (\text{BP}) \\ (\text{SI}) \\ (\text{DI}) \end{cases} + \begin{cases} 8 \text{ bit displacement} \\ (\text{sign extended}) \\ 16 \text{ bit displacement} \end{cases}$$

$$\text{PA} = \text{Segment} : \text{EA} = \begin{cases} \text{CS} \\ \text{ES} \\ \text{DS} \\ \text{SS} \end{cases} : \begin{cases} (\text{BX}) \\ (\text{BP}) \\ (\text{SI}) \\ (\text{DI}) \end{cases} + \begin{cases} 8/16 \text{ bit} \\ \text{offset} \end{cases}$$




Fig. 4.2.7 : Register relative addressing mode

Generation of EA


1000 H	→	[BX]
1100 H	→	[SI]
0400 H	→	Displacement
<hr/>		
2500 H	→	EA

Generation of PA

23140 H	→	[DS]
+		2500 H → EA
<hr/>		
25640 H	→	PA



Memory Addressing Mode



3.5 RELATIVE BASED INDEXED MODE



Memory Addressing Mode

- EA is Sum of a *Base register*, an *Index Register* and *Displacement*.
- PA=This addr. Is added with Seg.Reg $\times 10$ H

```
MOV CX, [BX+SI+0400]
```

$$EA = \{ \text{Base register} \} + \{ \text{Index register} \} + \left\{ \begin{array}{l} 8 \text{ bit displacement} \\ \text{(sign extended)} \\ 16 \text{ bit displacement} \end{array} \right\}$$

$$= \left\{ \begin{array}{l} \{ (BX) \} \\ \{ (BP) \} \end{array} \right\} + \left\{ \begin{array}{l} \{ (SI) \} \\ \{ (DI) \} \end{array} \right\} + \left\{ \begin{array}{l} 8/16 \text{ bit} \\ \text{displacement} \end{array} \right\}$$

$$PA = \text{Segment register} : EA = \left\{ \begin{array}{l} CS \\ SS \\ DS \\ ES \end{array} \right\} : \left\{ \begin{array}{l} \{ (BX) \} \\ \{ (BP) \} \end{array} \right\} + \left\{ \begin{array}{l} \{ (SI) \} \\ \{ (DI) \} \end{array} \right\} + \left\{ \begin{array}{l} 8/16 \text{ bit} \\ \text{displacement} \end{array} \right\}$$

Generation of EA		Generation of PA	
1000H	→ [BX]	23140H	→ [DS]
+ 1100H	→ [SI]	+ 2500H	→ EA
+ 0400H	→ Displacement	<hr/>	
2500H	→ EA	25640H	→ PA




Fig. 4.2.8

The contents of location 25640H will be transferred to the CL register and the contents of location 25641H will be transferred to the CH register.

