# Part (4)

# VIRTUAL MEMORY

\* <u>Virtual memory</u> : Is a technique for using the secondary storage(hard disk) to extend the apparent limited size of the physical memory(main memory).

\* If the <u>segment of the program</u> containing the word requested by the processor <u>is not in the main memory</u> at the time of the request, then such segment will have to be <u>brought from the disk to the main memory</u>.

\*<u>The address issued by the processor in order to access a given word does</u> <u>not correspond to the physical memory space</u> is called a **virtual (logical)** address.

\* (MMU) is responsible for the <u>translation of virtual addresses to their</u> <u>corresponding physical addresses</u>.

\*Three address translation techniques can be identified. These are directmapping, associative- mapping, and set-associative-mapping.

# Page:

\*Movement of data between the <u>disk and the main memory</u> takes the form <u>of pages</u>. A **page** is a collection of memory words, which can be moved from the disk to the MM when the processor requests accessing a word on that <u>page</u>.

\* A typical size of a page in modern computers ranges from  $\underline{2K \text{ to } 16K}$  bytes.

\*A **page fault** <u>occurs when the page containing the word required by the</u> processor does not exist in the MM and has to be brought from the disk ( like <u>a cache miss).</u>

## Page table:

A <u>page table</u> It is a table which contains the mapping of virtual pages to physical pages and it is stored in the main memory. It contains: \* Modification of a page

\* The authority for accessing a page.

\* A bit indicating the validity of a page( **The valid bit**). It is <u>set</u> if the corresponding page is <u>actually loaded into the main memory</u>. Valid bits for all pages are <u>reset</u> when the computer is <u>first powered on</u>.

\* The other control bit that is kept in the page table is the **dirty bit**. It is <u>set</u> if the corresponding page has been <u>altered while residing in the main</u> <u>memory</u>. And <u>reset</u> If the page has <u>not been altered</u>.

This can help in deciding whether to write the contents of <u>a page back into</u> <u>the disk (at the time of replacement)</u> or <u>just to override its contents</u> with another page.

# Translation Look-Aside Buffer (TLB) :

\*In most modern computer systems a copy of <u>a small portion of the page</u> <u>table is kept on the processor chip</u>. This portion consists of the page table entries that correspond to the most <u>recently accessed pages</u>. This small portion is kept in **the translation look-aside buffer (TLB)** cache.

\* A search in the <u>TLB precedes that in the page table</u>. Therefore, the virtual page field is first checked against the entries of the TLB in the hope that a match is found:

1-A <u>hit</u> in the TLB will result in the generation of the <u>physical address</u> of the word requested by the processor, thus <u>saving the extra main memory access</u> required to access the page table.

2-It should be noted that a miss on the TLB is not equivalent to a page fault.

\*It is clear from the above discussion that <u>as more requests for items that</u> <u>do not exist in the main memory (page faults) occur, more pages would</u> <u>have to be brought from the hard disk to the main memory</u>. This will eventually lead to a totally <u>filled main memory</u>.

# **Replacement Algorithms (Policies) :**

Basic to the implementation of virtual memory is the concept of demand paging. This means that <u>the operating system, and not the programmer</u>, controls the <u>swapping of pages</u> in and out of main memory as they are required by the active processes.

**replacement policy:** A technique used in the virtual memory that makes a decision <u>When a process needs a nonresident page, the operating system</u> <u>must decide which resident page is to be replaced by the requested page</u>. To illustrate the use of the **FIFO** mechanism, we offer the following example

**Example** :Consider the following reference string of pages made by a processor:

6, 7, 8, 9, 7, 8, 9, 10, 8, 9, 10. In particular, consider two cases: (a) the number of page frames allocated in the main memory is **TWO** and (b) the number of page frames allocated are **THREE**.

The figure below illustrates a trace of the reference string for the two cases. As can be seen from the figure, when the number of page frames is <u>TWO</u>, there were **11 page faults** (these are shown in bold in the figure). When the number of page frames is increased to THREE, the number of page



FIFO replacement technique. (a) FIFO replacement using two page frames (#PFs = 11), (b) FIFO replacement using three page frames (#PFs = 5)

faults was reduced to **five**. Since five pages are referenced, <u>this is the</u> <u>optimum condition</u>.

Least Recently Used (**LRU**) Replacement According to this technique, page replacement is based on the pattern of usage of a given page residing in the main memory <u>regardless of the time( spent )in the main memory</u>. The page that <u>has not been( referenced) for the longest time</u> while residing in the main memory is selected for replacement. To illustrate the use of the LRU mechanism, we offer the following example.

**Example:** Consider the following reference string of pages made by a processor:

4, 7, 5, 7, 6, 7, 10, 4, 8, 5, 8, 6, 8, 11, 4, 9, 5, 9, 6, 9, 12, 4, 7, 5, 7. Assume that the number of page frames allocated in the main memory is **FOUR**. Compute the number of page faults generated. The trace of the main memory contents is shown in Figure below. Number of **page faults = 18**. In presenting the **LRU**, we have a particular implementation, called stackbased LRU. In this implementation, the most <u>recently accessed page is now</u> <u>represented by</u>

	4	7	5	7	<u>_</u>	7	10	4	8	5	8	_ <sup>6</sup> .	8	[ <sup>11</sup>	4	9	5	9	6	9	12	4	7 5	7	1
ľ	4	7	5	7	<b>V</b> 6	7	10	4	8	5	8	6	8	I I	4	9♥	5	9	6	9₹	12	4	7	5	7
Γ	T	4	7	5	7	6	7	10	4	8	5	8	6	8	11	4	9	5	9	6	9	12	4	7	5
			4	4	5	5	6	7	10	4	4	5	5	6	8	11	4	4	5	5	6	9	12	4	4
					4	4	5	6	7	10	10	4	4	5	6	8	1	1	4	4	5	6	9	12	1 2

LRU replacement technique

the top page rectangle. The rectangles do not represent specific page frames as they did in the FIFO diagram. Thus, each reference generating a page fault is now on the top row.

<u>H.W:</u>

#### Virtual Memory Systems with Cache Memory :

A typical computer system will contain a <u>cache</u>, a <u>virtual memory</u>, and a <u>TLB</u>. When a virtual address is received from the processor, a number of <u>different scenarios can occur</u>, each dependent on the <u>availability of the</u> <u>requested item in the cache, the main memory, or the secondary storage</u>. The following figure shows a general flow diagram for the different scenarios.



Memory hierarchy accesses scenarios

# **Segmentation** :

• A segment is a block of contiguous locations of varying size.

• Segments are used by the operating system (OS) to <u>relocate complete</u> programs in the main and the disk memory.

• Segments can be <u>shared</u> between programs.

• They provide means for protection <u>from unauthorized access and/or</u> <u>execution</u>. It is not possible to <u>enter segments from other segments unless</u> <u>the access has been specifically allowed</u>.

• <u>Data</u> segments and <u>code</u> segments <u>are separated</u>. It should also <u>not be</u> possible to <u>alter information in the code segment</u> while fetching an instruction nor should it be possible to <u>execute data in a data segment</u>.

# Segment Address Translation:

In order to support segmentation, the address issued by the processor should consist of :a segment number and a displacement within the segment.



Segment address translation

Address translation is performed directly via a segment table.

\* The starting address of the targeted segment is obtained by: adding the <u>segment number</u> to the contents of the <u>displacement</u>.

\* Adding <u>the physical segment base</u> <u>address</u> to the <u>offset</u> yields the required <u>physical address</u>

## The differences between paging and segmentation.

Sr. No.	Paging	Segmentation
1	A page is a physical unit of information.	A segment is a logical unit of information.
2	A page is invisible to the user's program.	A segment is visible to the user's program.
3	A page is of fixed size e.g. 4Kbytes.	A segment is of varying size.
4	The page size is determined by the machine architecture.	A segment size is determined by the user.
5	Fragmentation may occur.	Segmentation eliminates fragmentation.
6	Page frames on main memory are required.	No frames are required.

# **Paged Segmentation:**

- Both <u>segmentation</u> and <u>paging</u> are <u>combined</u> in most systems.
- Each segment is divided into a number of equal sized pages.

•The basic unit of transfer of data between the <u>main memory and the disk</u> is the <u>page</u>, that is, at any given time, the main memory may consist of pages from various segments.

In this case, the virtual address is divided into <u>a segment number</u>, <u>a page</u> <u>numbe</u>r, and <u>displacement within the page</u>.



Figure 7.19 Paged segmentation address translation